Customer Training Center

Sign In
Xilinx is now part ofAMDUpdated Privacy Policy

Design Process

AI Academy

Silicon

Tools

Technology

Delivery Type

Language

Market

Recommended

Classroom - Advanced Versal Adaptive SoC AI Engine - PLC2 version
With the Versal Adaptive Compute Acceleration Platform (ACAP) family XILINX introduces versions of these devices with a special feature, the AI Engine. The AI Engine offers high performance, low latency capabilities f...
Classroom - Compact DSP Design for Versal Using Vitis Model Composer (PLC2 version)
With MATLAB™ and Simulink™, Vitis™ Model Composer offers several toolboxes for DSP development.The HDL toolbox is based on VHDL/Verilog code generation and the HLS toolbox the C/C++-based code generation using Vitis™ ...
Classroom - Compact DSP Design for Versal Using Vitis Model Composer (PLC2 version)
This course provides experience with using the Vitis™ Model Composer tool for model-based designs focusing on UltraScale+™ and Versal™ technologies. With MATLAB™ and Simulink™,Vitis™ Model Composer offers the DSP deve...
Classroom - Compact Versal Adaptive SoC for the Hardware Designer Designer (PLC2 version)
With the new XILINX ACAP family (Adaptive Compute Acceleration Platform) hardware developers are enabled for the classic methods of HDL development, i.e. also by using HLS tool. And with Vitis a huge capability of met...
Classroom - Compact Versal Adaptive SoC for the Software Designer (PLC2 version)
This 3-day course will enable the software developer to get the best possible start on software development for the Versal ACAP family. This first explains the Versal ACAP architecture and the unified Vitis Software D...
Classroom - Compact Versal Adaptive SoC: Connectivity - 3 Days (PLC2 version)
The XILINX VERSAL Adaptive Compute Acceleration Platform (ACAP) allows very fast interfaces to external components based on significantly improved silicon structures as well as new IP Core configuration wizards. Reali...
Classroom - Compact Versal Adaptive SoC: PCI Express Systems (PLC2 version)
This course introduces the features and capabilities of the PCIe® and Cache Coherent Interconnect blocks in the Versal™ architecture. Learn how to implement a Versal™ device PCIe® solution in custom applications to im...
Classroom - Designing with the Versal Adaptive SoC: Architecture
Learn about the AMD Versal™ adaptive SoC architecture building blocks, such as the programmable logic, high-speed I/O, clocking, processing system, AI Engines, and the programmable network on chip (NoC). Also learn ho...
Classroom - Designing with the Versal Adaptive SoC: Architecture and Methodology
This course helps you to learn about Versal™ ACAP architecture and design methodology.The emphasis of this course is on:Reviewing the architecture of the Versal ACAPDescribing the different engines available in the Ve...
Classroom - Designing with the Versal Adaptive SoC: Network on Chip
This course introduces the AMD Versal™ network on chip (NoC) to users familiar with other SoC architectures. Besides providing an overview of the major components in the Versal device, the course illustrates how the N...