Customer Training Center
Home
(current)
On Demand
Schedule
Bundles
New Courses
Popular Courses
Sign In
Xilinx is now part of
AMD
Updated Privacy Policy
AMD Customer Training
Home
Design Process
AI Engine Development
Board System Design
Embedded Software Development
Hardware IP & Platform Development
Machine Learning and Data Science
System and Solution Planning
System Integration and Validation
Silicon
7 series
Alveo
Kria
MPSoC
RFSoC
UltraScale/UltraScale+
Versal
Zynq
Tools
DNNDK
Dynamic Function eXchange
HLS
IP Integrator
ISE
ML Suite
Model Composer
Partial Reconfiguration
PetaLinux
SDAccel
See more...
Technology
AWS
DSP
Embedded
Functional Safety & Security
Machine Learning
PCB
PCIE
Power & Thermal
SLD
Schedule
Training
Classroom - Designing with the Versal Adaptive SoC: Architecture and Methodology
Classroom - Designing with the Versal Adaptive SoC: Architecture and Methodology
Overview
Choose a Date
This course helps you to learn about Versal™ ACAP architecture and design methodology.
The emphasis of this course is on:
Reviewing the architecture of the Versal ACAP
Describing the different engines available in the Versal architecture and what resources they contain
Utilizing the hardened blocks available in the Versal architecture
Using the design tools and methodology provided by Xilinx to create complex systems
Describing the network on chip (NoC) and AI Engine concepts and their architectures
Performing system-level simulation and debugging
12/28/2025 - 12/29/2025
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 12
Venue : ISR, Petah-Tikva - Logtel Headquarters
Address : 32 Shacham St, Ramat-Siv Industrial Park,Petah-Tikva,ISRAEL
Add to Cart
Add to Cart
USD Price = 2400
Training Credit Price= 12 TC
Choose Date to View Price by Location
Show Detailed Course Description
Questions?
Email Us
Frequently Asked Questions
