Explore the AMD Versal™ adaptive SoC heterogeneous architecture containing a programmable network on chip (NoC) and AI Engines and learn how to use different design tool flows targeting Versal devices. Gain knowledge ...
This course describes the AMD Versal™ AI Engine architecture, the data communications within an AI Engine array and between the PL and AI Engines, how to program the AI Engines (single kernel programming and multiple ...
This course describes the system design flow and interfaces that can be used for data movement in the Versal™ AI Engine. It demonstrates how to utilize AI Engine APIs and the AI Engine DSP library for faster developme...
This course covers the advanced features of the Versal™ ACAP AI Engine, including debugging an application in the Vitis™ unified software platform, using filter intrinsics, implementing a system design in hardware, an...
This course is a combination of two courses (AIE1 & AIE2) related to the Versal™ AI Engine which are often taken back to back. This combination offers students the savings of time and money by removing the redundancie...
With the VersalAdaptive Compute Acceleration Platform (ACAP) family XILINX introduces versionsof these FPGA with a special feature, the AI Engine. The AI Engine offers highperformance, low latency capabilities for adv...
This powerworkshop combines the contents of the PLC2 workshops “Compact Versal ACAP forHardware Designers” and “Compact Versal ACAP for Software Designers”. In thecourse, the necessary and in-depth knowledge is impart...
With Versal, Xilinx offers the first highly integrated chip series in the new ACAP family -Adaptive Compute Acceleration Platform. The Versal Chips have a heterogeneous architecture with MPSoC, FPGA, PCIe Connectivity...
