Provides an introduction to SystemVerilog constructs for verification.This course covers:Writing testbenches to verify a design under test (DUT) utilizing the constructs available in SystemVerilogReviewing object-orie...
With Versal, Xilinx offers the first highly integrated chip series in the new ACAP family -Adaptive Compute Acceleration Platform. The Versal Chips have a heterogeneous architecture with MPSoC, FPGA, PCIe Connectivity...
This course provides experience with using the Vitis™ Model Composer tool for model-based designs.The course provides experience with:Creating a model-based design using HDL, HLS, and AI Engine library blocks along wi...
This course demonstrates timing closure techniques, such as baselining, pipelining, synchronization circuits, and optimum HDL coding techniques that help with design timing closure. This course also shows you how to d...
This course demonstrates timing closure techniques, such as baselining, pipelining, synchronization circuits, and optimum HDL coding techniques that help with design timing closure. This course also shows you how to d...
This course provides Xilinx MPSoC and ACAP developers powerful tools and techniques to hit the ground running on your Xilinx embedded design projects. Using custom labs developed by Morgan Advanced Programmable System...
Provides experiences system architects with the knowledge on how to best architect a Zynq® System on a Chip (SoC) device project.This course covers:Identifying the features and benefits of the Zynq SoC architectureDes...
