Gate-Level Modeling

Introduces gate-level modeling in Verilog {Lecture}
1 . Gate-Level Modeling