Reviews the Vitis Export to Vivado Flow along with Vitis Subsystem (VSS) simulation and methodology and Vitis functional simulation (VFS) for functional verification from different frameworks. Also introduces Vitis Hardware in the Loop (HIL) for validating AI Engine and PL designs on Versal hardware. {Lecture, Lab}
