Improving Clock Uncertainty

Overview
Lessons

Reviews various flows for improving clock uncertainty, including using parallel BUFGCE_DIV clock buffers, changing MMCM or PLL settings, and limiting synchronous clock domain crossing (CDC) paths. {Lecture, Lab}

1 . Improving Clock Uncertainty

2 . Improving Clock Uncertainty - Lab

Questions?

Email Us
Frequently Asked Questions