Mealy Finite State Machine - VHDL

Describes how to implement a Mealy state machine in which the output is dependent on both the current state and the inputs. {Lecture}

1 . Mealy Finite State Machine