Introduction to the VHDL Testbench

Introduces the concept of the VHDL testbench to verify the functionality of a design. {Lecture, Lab}

1 . Introduction to the VHDL Testbench

2 . Simulating a Simple Design - Lab