Control Structures in VHDL: if/else and case

Describes conditional statements such as if/else and case statements. {Lecture, Lab}

1 . Control Structures in VHDL: if/else and case

2 . Building a Dual-Port Memory - Lab