Virtual - Designing with Verilog

This course provides a thorough introduction to the Verilog language.

The emphasis is on:
  • Writing efficient hardware designs
  • Performing high-level HDL simulations
  • Employing structural, register transfer level (RTL), and behavioral coding styles  
  • Targeting AMD devices specifically and FPGA devices in general  
  • Utilizing best coding practices This course covers Verilog 1995 and 2001. 

8/4/2026 - 8/6/2026
Time Zone : (GMT-05:00) Eastern Time (US & Canada)
Seats Remaining : 20
Venue : Online - BLT
Address : www.bltinc.com