Virtual - Designing FPGAs Using the Vivado Design Suite 1

This course offers introductory training on the AMD Vivado™ Design Suite and demonstrates the FPGA design flow for those un initiated to FPGA design.

The course provides experience with:
  • Creating a Vivado Design Suite project with source files
  • Simulating a design
  • Performing pin assignments
  • Applying basic timing constraints
  • Synthesizing and implementing
  • Debugging a design
  • Generating and downloading a bitstream onto a demo board

2/5/2026 - 2/6/2026
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 5
Venue : Online - Morgan A.P.S., Inc.
Address :
2/17/2026 - 2/19/2026
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 20
Venue : Online - BLT
Address : www.bltinc.com
2/23/2026 - 2/24/2026
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 6
Venue : Online - Morgan A.P.S., Inc.
Address :
4/9/2026 - 4/10/2026
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 6
Venue : Online - Morgan A.P.S., Inc.
Address :
9/15/2026 - 9/17/2026
Time Zone : (GMT-05:00) Eastern Time (US & Canada)
Seats Remaining : 20
Venue : Online - BLT
Address : www.bltinc.com