Classroom - Designing with VHDL

This course provides a thorough introduction to the VHDL language.
The emphasis is on:
  • Writing efficient hardware designs  
  • Performing high-level HDL simulations  
  • Employing structural, register transfer level (RTL), and behavioral coding styles  
  • Targeting AMD devices specifically and FPGA devices in general 
  • Utilizing best coding practices 

2/25/2026 - 2/27/2026
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 6
Venue : USA, MN, Orono - Morgan A.P.S., Inc.
Address : 2500 Shadywood Rd.,Suite 535,Orono,MN,USA
3/3/2026 - 3/5/2026
Time Zone : (GMT+09:00) Seoul
Seats Remaining : 9
Venue : KOR, Seoul - Wedu Office
Address : #B820, Tera tower 2, 201 Songpa-daero, Songpa-gu,Seoul,SOUTH KOREA
3/24/2026 - 3/26/2026
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 6
Venue : USA, KS, Olathe - Morgan A.P.S., Inc.
Address : Olathe, KS,Morgan Advanced Programmable Systems, Inc.,Olathe,KS,USA
4/22/2026 - 4/24/2026
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 6
Venue : USA, MN, Orono - Morgan A.P.S., Inc.
Address : 2500 Shadywood Rd.,Suite 535,Orono,MN,USA