Adaptive Computing Customer Training Center

Sign In
Xilinx is now part ofAMDUpdated Privacy Policy

Classroom - Designing with Verilog

This course provides a thorough introduction to the Verilog language.

The emphasis is on:
  • Writing efficient hardware designs
  • Performing high-level HDL simulations
  • Employing structural, register transfer level (RTL), and behavioral coding styles
  • Targeting AMD devices specifically and FPGA devices in general 
  • Utilizing best coding practices This course covers Verilog 1995 and 2001. 

7/21/2025 - 7/23/2025
Time Zone : (GMT+08:00) Kuala Lumpur, Singapore
Seats Remaining : 8
Venue : Techsource Systems - Singapore
Address : 10 Ubi Crescent #06-48 Ubi Techpark Lobby C,Singapore,SINGAPORE
7/28/2025 - 10/28/2026
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 10
Venue : AUT Vienna - So-Logic Office
Address : Rosengasse 29,Gerasdorf / Kapellerfeld,AUSTRIA
8/4/2025 - 8/6/2025
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 6
Venue : USA, KS, Overland Park - Morgan A.P.S., Inc.
Address : Overland Park, KS,Morgan Advanced Programmable Systems, Inc.,Overland Park,KS,USA
9/2/2025 - 9/4/2025
Time Zone : (GMT+09:00) Seoul
Seats Remaining : 9
Venue : KOR, Seoul - Wedu Office
Address : #B820, Tera tower 2, 201 Songpa-daero, Songpa-gu,Seoul,SOUTH KOREA
Add to Cart
Show Detailed Course Description
Questions?