Adaptive Computing Customer Training Center

Sign In
Xilinx is now part ofAMDUpdated Privacy Policy

Classroom - Designing FPGAs Using the Vivado Design Suite 3

Learn how to build a more effective FPGA design.

The focus is on:
  • Using synchronous design techniques  
  • Utilizing the Vivado™ IP integrator to create a sub-system  
  • Performing power analysis and optimization to improve the power efficiency of a design  
  • Reviewing and analyzing timing reports for a design 
This course builds on the concepts from the Designing FPGAs Using the Vivado Design Suite 1 course

7/28/2025 - 7/29/2025
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 6
Venue : USA, MN, Orono - Morgan A.P.S., Inc.
Address : 2500 Shadywood Rd.,Suite 535,Orono,MN,USA
7/28/2025 - 7/29/2025
Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna
Seats Remaining : 6
Venue : NLD - Heesch - CoreVision Headquarters
Address : Cereslaan 24,Heesch,NETHERLANDS
8/28/2025 - 8/29/2025
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 6
Venue : USA, IL, Chicago - Morgan A.P.S., Inc.
Address : Chicago,Chicago,IL,USA
10/14/2025 - 10/15/2026
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 10
Venue : AUT Vienna - So-Logic Office
Address : Rosengasse 29,Gerasdorf / Kapellerfeld,AUSTRIA
Add to Cart
Show Detailed Course Description
Questions?