Classroom - Designing FPGAs Using the Vivado Design Suite 1

This course offers introductory training on the AMD Vivado™ Design Suite and demonstrates the FPGA design flow for those uninitiated to FPGA design.

The course provides experience with:
  • Creating a Vivado Design Suite project with source files
  • Simulating a design
  • Performing pin assignments
  • Applying basic timing constraints
  • Synthesizing and implementing
  • Debugging a design
  • Generating and downloading a bitstream onto a demo board 

9/22/2025 - 9/23/2025
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 6
Venue : USA, MN, Orono - Morgan A.P.S., Inc.
Address : 2500 Shadywood Rd.,Suite 535,Orono,MN,USA
9/24/2025 - 9/26/2025
Time Zone : (GMT+08:00) Kuala Lumpur, Singapore
Seats Remaining : 8
Venue : Techsource Systems - Singapore
Address : 10 Ubi Crescent #06-48 Ubi Techpark Lobby C,Singapore,SINGAPORE
10/6/2025 - 10/7/2025
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 6
Venue : USA, KS, Overland Park - Morgan A.P.S., Inc.
Address : Overland Park, KS,Morgan Advanced Programmable Systems, Inc.,Overland Park,KS,USA
10/7/2025 - 10/9/2026
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 10
Venue : AUT Vienna - So-Logic Office
Address : Rosengasse 29,Gerasdorf / Kapellerfeld,AUSTRIA
11/6/2025 - 11/7/2025
Time Zone : (GMT-06:00) Central Time (US & Canada)
Seats Remaining : 6
Venue : USA, MN, Orono - Morgan A.P.S., Inc.
Address : 2500 Shadywood Rd.,Suite 535,Orono,MN,USA
11/10/2025 - 11/11/2025
Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna
Seats Remaining : 6
Venue : NLD - Heesch - CoreVision Headquarters
Address : Cereslaan 24,Heesch,NETHERLANDS
7/16/2026 - 7/17/2026
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 10
Venue : AUT Vienna - So-Logic Office
Address : Rosengasse 29,Gerasdorf / Kapellerfeld,AUSTRIA