Customer Training Center

Sign In
Xilinx is now part ofAMDUpdated Privacy Policy

Classroom - Designing FPGAs Using the Vivado Design Suite 1

This course offers introductory training on the AMD Vivado™ Design Suite and demonstrates the FPGA design flow for those uninitiated to FPGA design.

The course provides experience with:
  • Creating a Vivado Design Suite project with source files
  • Simulating a design
  • Performing pin assignments
  • Applying basic timing constraints
  • Synthesizing and implementing
  • Debugging a design
  • Generating and downloading a bitstream onto a demo board

1/5/2027 - 1/6/2027
Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna
Seats Remaining : 6
Venue : NLD - Heesch - CoreVision Headquarters
Address : Cereslaan 24,Heesch,NETHERLANDS
1/7/2027 - 1/8/2027
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 10
Venue : AUT Vienna - So-Logic Office
Address : Rosengasse 29,Gerasdorf / Kapellerfeld,AUSTRIA
4/6/2027 - 4/7/2027
Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna
Seats Remaining : 6
Venue : NLD - Heesch - CoreVision Headquarters
Address : Cereslaan 24,Heesch,NETHERLANDS
6/4/2027 - 7/4/2027
Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna
Seats Remaining : 6
Venue : NLD - Heesch - CoreVision Headquarters
Address : Cereslaan 24,Heesch,NETHERLANDS
Add to Cart
Show Detailed Course Description
Questions?