The main pillars are aunified and scalable database allowing great cross-probing possibilities and aunique test environment for a shortened learning curve. In addition, increasedadherence to industry standards such as AMBA™ AXI4, IP-XACT (for metadata forself-developed IP cells), Tool command Language (Tcl), Synopsys DesignConstraints (SDC), etc. allows easy scalability and simplified automation ofthe development process. Vivado™ is conceptually designed in a way to deal withall aspects (logic, SW, I/O, mixed signal, etc.) of programmable technology andthis is for designs of a complexity of up to 100M ASIC gates.
This class gives a detailed discussion of the creation of XDC (AMD DesignConstraints) and the static timing analysis. On top, proper usage of FPGAresources is discussed along with how the unified Vivado™ design database canbe used efficiently for e.g., analysis purposes.
9/17/2025 - 9/19/2025 Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna Seats Remaining : 10 Venue : DEU, Stuttgart - TBD PLC2 Venue Address : TBD,Stuttgart,GERMANY
11/19/2025 - 11/21/2025 Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna Seats Remaining : 12 Venue : DEU, Munchen - TBD PLC2 Venue Address : TBD,Munchen,GERMANY
