Customer Training Center

Sign In
Xilinx is now part ofAMDUpdated Privacy Policy

Virtual - Timing Closure Techniques

Learn how to apply UltraFast Design Methodology timing closure techniques and to achieve timing closure for a given design. The emphasis of this course is on:

▪Applying initial design checks and reviewing timing summary and methodology reports for a design
▪ Using baselining to verify that a design meets timing goals and applying the guidelines described in the baselining process
 ▪Identifying and resolving setup and hold violations 
 ▪ Reducing logic delays, net delays, and congestion in a design 
 ▪ Improving clock skew and clock uncertainty 
 ▪ Performing Pblock-based and super logic region (SLR)-based analysis to identify challenges and improve  timing closure 
 ▪ Performing quality of results (QoR) assessments at different stages to improve the QoR score 
▪Implementing Intelligent Design Runs (IDR) to automate analysis and timing closure for complex designs 

9/15/2025 - 9/16/2025
Time Zone : (GMT+08:00) Kuala Lumpur, Singapore
Seats Remaining : 8
Venue : Online - TechSource Systems
Address : Live Online
9/25/2025 - 9/25/2025
Time Zone : (GMT+09:00) Osaka, Sapporo, Tokyo
Seats Remaining : 8
Venue : Online HDLAB
Address : 3-18-14 Shin-Yokohama, Kohoku-ku,Sumisei Shin-Yokohama Daini Bldg. 4F.,Yokohama,JAPAN
9/26/2025 - 9/26/2025
Time Zone : (GMT+09:00) Osaka, Sapporo, Tokyo
Seats Remaining : 8
Venue : Online HDLAB
Address : 3-18-14 Shin-Yokohama, Kohoku-ku,Sumisei Shin-Yokohama Daini Bldg. 4F.,Yokohama,JAPAN
10/1/2025 - 10/3/2025
Time Zone : (GMT+08:00) Kuala Lumpur, Singapore
Seats Remaining : 8
Venue : Online - TechSource Systems
Address : Live Online
11/6/2025 - 11/7/2025
Time Zone : (GMT+08:00) Kuala Lumpur, Singapore
Seats Remaining : 8
Venue : Online - TechSource Systems
Address : Live Online
Add to Cart
Show Detailed Course Description
Questions?