Adaptive Computing Customer Training Center

Sign In
Xilinx is now part ofAMDUpdated Privacy Policy

Designing FPGAs Using the Vivado Design Suite 1

Course Details
Length: 20 Hours
Number of Labs: 10
Number of Chapter: 29
Current Version: 2024.2
Number of Demos: 6

Overview

This course offers introductory training on the AMD Vivado™ Design Suite and demonstrates the FPGA design flow for those uninitiated to FPGA design.
The course provides experience with:
  • Creating a Vivado Design Suite project with source files
  • Simulating a design
  • Performing pin assignments
  • Applying basic timing constraints
  • Synthesizing and implementing
  • Debugging a design
  • Generating and downloading a bitstream onto a demo board
What,s New:
All labs have been updated to the latest software versions
CHAPTERS

Introduction to FPGAs

AMD FPGA and Adaptive SoC Portfolio

Introduction to the AMD Vivado™ Design Suite

Introduction to the Tcl Environment

AMD Vivado™ Design Suite Project-Based Mode

AMD Vivado™ Design Suite Non-Project Based Mode

UltraFast Design Methodology - Board and Device Planning

RTL Development

Behavioral Simulation

AMD Vivado™ IP Flow

AMD Vivado™ Synthesis and Implementation and Bitstream Generation

Basic Design Analysis in the Vivado IDE

Vivado Design Rule Checks

Introduction to AMD Vivado™ Reports

Introduction to Clock Constraints

Generated Clocks

I/O Constraints and Virtual Clocks

Timing Constraints Wizard

Static Timing Analysis (STA)

SetUp and Hold Violation Analysis

AMD Vivado™ Design Suite IO Pin Planning

Power Estimation Using XPE

Understanding Design Powers - F1

AMD Versal™ Adaptive SoC Power Design Manager_F1

Introduction to FPGA Configuration

Introduction to the AMD Vivado™ Logic Analyzer

Introduction to Triggering

Debug Cores

Designing FPGAs Using the Vivado Design Suite 1 Full Course Quiz

OTHER FORMATS

On Demand Trainings

Virtual Classroom

Live Classroom
  • USD Price = 299
Training Credit Price = 3 TC
Show Detailed Course Description
Questions?
Featured Board
Kintex UltraScale FPGA KCU105 Evaluation Kit
KCU105
Learn More>
Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit
ZCU104
Learn More>
Versal AI Core Series VCK190 Evaluation Kit
VCK190
Learn More>
Related Courses
Designing FPGAs Using the Vivado Design Suite 2
Learn More>
Designing FPGAs Using the Vivado Design Suite 3
Learn More>
Designing FPGAs Using the Vivado Design Suite 4
Learn More>
Designing with the UltraScale and UltraScale+ Architectures
Learn More>