Customer Training Center

Sign In
Xilinx is now part ofAMDUpdated Privacy Policy

Classroom - Designing FPGAs Using the Vivado Design Suite 4

Learn how to build a more effective FPGA design.

The focus is on:
  • Using synchronous design techniques
  • Utilizing the Vivado™ IP integrator to create a sub-system  
  • Performing power analysis and optimization to improve the power efficiency of a design  
  • Reviewing and analyzing timing reports for a design  
This course builds on the concepts from the Designing FPGAs Using the Vivado Design Suite 1 course 

2/4/2026 - 2/5/2026
Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna
Seats Remaining : 6
Venue : NLD - Heesch - CoreVision Headquarters
Address : Cereslaan 24,Heesch,NETHERLANDS
6/3/2026 - 6/4/2026
Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna
Seats Remaining : 6
Venue : NLD - Heesch - CoreVision Headquarters
Address : Cereslaan 24,Heesch,NETHERLANDS
10/6/2026 - 10/7/2026
Time Zone : (GMT+01:00) Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna
Seats Remaining : 6
Venue : NLD - Heesch - CoreVision Headquarters
Address : Cereslaan 24,Heesch,NETHERLANDS
10/19/2026 - 10/20/2026
Time Zone : (GMT-08:00) Pacific Time (US & Canada)
Seats Remaining : 10
Venue : AUT Vienna - So-Logic Office
Address : Rosengasse 29,Gerasdorf / Kapellerfeld,AUSTRIA
Add to Cart
Show Detailed Course Description
Questions?